



# UNITED STATES PATENT AND TRADEMARK OFFICE

17

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/769,202

01/30/2004

Jean-Francois Dube

15436.225.1

7545

22913

7590

08/04/2006

WORKMAN NYDEGGER  
(F/K/A WORKMAN NYDEGGER & SEELEY)  
60 EAST SOUTH TEMPLE  
1000 EAGLE GATE TOWER  
SALT LAKE CITY, UT 84111

EXAMINER

CONTINO, PAUL F

ART UNIT

PAPER NUMBER

2114

DATE MAILED: 08/04/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 10/769,202	<b>Applicant(s)</b> DUBE, JEAN-FRANCOIS	
	<b>Examiner</b> Paul Contino	<b>Art Unit</b> 2114	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 27 June 2006.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-7 and 9-37 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-7 and 9-37 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 30 January 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### *Response to Arguments*

1. Applicant's arguments with respect to claims 1-7 and 9-37 have been considered but are moot in view of the new grounds of rejection.

### *Claim Rejections - 35 USC § 102*

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1, 3-5, 10, 12, 15-24, 26, 27, and 31-37 are rejected under 35 U.S.C. 102(e) as being anticipated by Wall et al. (U.S. Patent No. 6,507,923).

As in claim 1, Wall et al. discloses a diagnostic module, the diagnostic module (*Fig. 5 #60; column 7 lines 56-57*) comprising:

Art Unit: 2114

a bus interface configured to exchange data with a computer system bus (*Fig. 5 #s 68,80; column 8 lines 24-32, where data/control bus 68 and backplane 80 are interpreted as a computer system bus and bus interface, respectively*);

one or more programmable logic modules (*Fig. 5 #74*), each programmable logic module configured to process first bit files that cause the programmable logic module and at least one communicatively coupled port to interoperate to implement a first one of the plurality of different network diagnostic functions (*Fig. 7; column 8 lines 5-7, column 9 lines 22-29, column 12 lines 36-48, and column 14 lines 51-61, where the FPGA 92 is a component of the programmable logic module 74, channel 62/82 is interpreted as a port, and the program of instructions is interpreted as bit files*), each programmable logic module including a clock configured to coordinate the transfer of data between the programmable logic module and the at least one communicatively coupled port (*column 9 lines 12-14 and column 10 line 65 through column 11 line 7*) and wherein each programmable logic module is further configured to process second bit files that cause the programmable logic module and at least one communicatively coupled port to interoperate to implement a second one of the plurality of different network diagnostic functions that is different from the first one of the plurality of different network diagnostic functions (*column 12 lines 36-47, column 12 line 66 through column 12 line 2, column 13 lines 17-34, and column 14 lines 51-55, where it is interpreted that there is a program/bit file for each trac processor 150/152 of the programmable logic module 92, where each trac processor 150/152 implements a different respective function*);

one or more ports, each port communicatively coupled to one of the one or more programmable logic modules, each port being network connectable to a network (*Fig. 5 #s 10,62,74; column 8 lines 5-8*); and

a control module (*Fig. 5 #78*) communicatively coupled to the bus interface and communicatively coupled to each of the one or more programmable logic modules, the control module configured to coordinate the transfer of data between the bus interface and the one or more programmable logic modules (*column 12 lines 37-41 and line 67 through column 13 line 2*).

As in claim 3, Wall et al. discloses the one or more programmable logic modules comprise one or more FPGAs (*Figs. 5,7; column 9 lines 24-25*).

As in claim 4, Wall et al. discloses the one or more FPGAs comprise circuitry that, in response to receiving appropriate instructions, can implement any of the plurality of different network diagnostic functions (*column 12 lines 36-48*).

As in claim 5, Wall et al. discloses the one or more programmable logic modules comprise one or more programmable logic modules that are configured to interoperate with at least one communicatively coupled port to implement one of the plurality of different network diagnostic functions, the one of the plurality of different network diagnostic functions being selected from among at least a network analyzer, a jammer, a generator, and a bit error rate tester

Art Unit: 2114

*(column 12 lines 36-48, where programmable logic module 74 housing FPGA 92 is interpreted as a network analyzer).*

As in claim 10, Wall et al. discloses one or more memory modules, each memory module communicatively coupled to a corresponding programmable logic module, each memory module configured to store data for a corresponding programmable logic module (*Fig. 7; column 12 line 66 through column 13 line 2 and column 14 lines 51-55*).

As in claim 12, Wall et al. discloses a chassis computer system (*Fig. 5; column 7 lines 62-64*) comprising:

one or more bus interface receptacles (*Fig. 5 #80*), each bus interface receptacle configured to receive a bus interface portion of a diagnostic module (*Fig. 5; column 8 lines 55-61 and column 9 lines 10-12*), each bus interface receptacle communicatively coupled to a computer system bus (*Fig. 5 #68; column 8 lines 24-34*);

a mass storage interface (*Fig. 5 #90*) communicatively coupled to the computer system bus, the mass storage interface configured to transfer collected network diagnostic data to a mass storage device (*Fig. 5 #86,90; column 10 lines 1-7, where host computer 90 is interpreted as a mass storage interface connected to the computer system bus via connector 86*);

a trigger input port communicatively coupled to the computer system bus, the trigger input port configured to receive trigger signals indicating the occurrence of an event (*column 6 lines 42-49, column 7 lines 52-55, column 8 lines 8-10 and 35-48, column 12 lines 45-47, and*

Art Unit: 2114

*column 15 lines 10-20 and 31-45, where port 62/82 is interpreted as a trigger input port coupled to the computer system bus of Figure 5, column 8 lines 30-32);*

a trigger output port communicatively coupled to the computer system bus, the trigger output port configured to send trigger signals indicating the occurrence of an event (*column 6 lines 42-49, column 7 lines 52-55, column 8 lines 8-10 and 35-48, column 12 lines 45-47, and column 15 lines 10-20 and 31-45, where port 62/82 is interpreted as a trigger output port coupled to the computer system bus of Figure 5, column 8 lines 30-32);*

at least one interconnect port communicatively coupled to the computer system bus, the at least one interconnect port configured to exchange network diagnostic control signals with one or more other chassis computer systems (*Fig. 5 #86; column 7 line 62 through column 8 line 2 and column 10 lines 7-27, where host computer 90 is interpreted as an other chassis computer system); and*

a remote access port that is different from the at least one interconnect port (*Fig. 5 #s 10 and 70; column 8 lines 55-64)* communicatively coupled to the computer system bus, the remote access port configured to provide a remote computer system with an interface to resources of the chassis computer system (*Fig. 5 #12; column 1 lines 40-41 and column 5 lines 34-43, where a device 12 is interpreted as a computer system interfaced with an analyzer resource 60/74 of the chassis computer system).*

As in claim 15, Wall et al. discloses the trigger input port comprises a trigger input port configured to receive a TTL signal (*Fig. 7; column 4 lines 3-7, column 8 lines 55-64, and column*

Art Unit: 2114

*10 lines 61-64, where it is interpreted that the front-end modules 70 comprise two ports 82 which interface with channels 62 and contain external TTL line interfaces).*

As in claim 16, Wall et al. discloses the trigger output port comprises a trigger output port configured to send a TTL signal (*Fig. 7; column 4 lines 3-7, column 8 lines 55-64, and column 10 lines 61-64, where it is interpreted that the front-end modules 70 comprise two ports 82 which interface with channels 62 and contain external TTL line interfaces).*

As in claim 17, Wall et al. discloses the at least one interconnect port comprises at least one port configured to receive an RJ-45 connector (*column 10 lines 1-15, where an Ethernet connection is interpreted as including an RJ-45 connector).*

As in claim 18, Wall et al. discloses the remote access port comprises at least one port configured to receive a connection to a network that includes the remote computer system (*Figure 5 #s 10,74,82; column 8 lines 5-11).*

As in claim 19, Wall et al. discloses at least one software configurable network diagnostic module communicatively coupled to the computer system bus, the at least one software configurable network diagnostic module suitable for implementing any of a plurality of different network diagnostic functions, each of the at least one software configurable diagnostic modules (*Fig. 5 #60; column 7 lines 56-57)* including:



Art Unit: 2114

a bus interface configured to exchange data with the computer system bus (*Fig. 5 #s 68,80; column 8 lines 24-32, where data/control bus 68 and backplane 80 are interpreted as a computer system bus and bus interface, respectively*);

one or more programmable logic modules (*Fig. 5 #74*), each programmable logic module configured to process bit files that cause the programmable logic module and at least one communicatively coupled test port to interoperate to implement one of the plurality of different network diagnostic functions (*Fig. 7; column 8 lines 5-7, column 9 lines 22-29, column 12 lines 36-48, and column 14 lines 51-61, where the FPGA 92 is a component of the programmable logic module 74, channel 62/82 is interpreted as a test port, and the program of instructions is interpreted as bit files*), each programmable logic module including a clock configured to coordinate the transfer of data between the programmable logic module and the at least one communicatively coupled test port (*column 9 lines 12-14 and column 10 line 65 through column 11 line 7*);

one or more test ports, each test port communicatively coupled to one of the one or more programmable logic modules, each test port being network connectable to a test network (*Fig. 5 #s 10,62,74; column 8 lines 5-8*); and

a control module (*Fig. 5 #78*) communicatively coupled to the bus interface and communicatively coupled to each of the one or more programmable logic modules, the control module configured to coordinate the transfer of data between the bus interface and the one or more programmable logic modules (*column 12 lines 37-41 and line 67 through column 13 line 2*).

As in claim 20, Wall et al. discloses in a computer system (*Fig. 5 #60; column 7 lines 56-57*), a method for configuring a network diagnostic module (*column 12 lines 36-48 and column 14 lines 51-55*), the method comprising the acts of:

receiving an indication that the network diagnostic module is to be configured to perform a first selected network diagnostic function (*column 12 lines 36-48 and column 14 lines 51-55, where the downloading of instructions to the FPGA 92 is interpreted as an indication for configuration*);

receiving a first bit file for implementing the first selected network diagnostic function at one or more ports (*Fig. 7; column 8 lines 5-7, column 9 lines 22-29, column 12 lines 36-48, and column 14 lines 51-61, where channel 62/82 is interpreted as a port and the program of instructions is interpreted as a bit file*), the one or more ports interfacing with the network (*Fig. 5 #s 10,62,74; column 8 lines 5-8*);

identifying a reconfigurable programmable logic module that controls the one or more ports (*Fig. 5; column 9 lines 24-28, where programmable logic FPGA 92/94 is interpreted as controlling ports 62; an FPGA is inherently reconfigurable*); and

loading at least a portion of the received first bit file at the identified reconfigurable programmable logic module to cause the one or more ports to be configured to perform the first selected network diagnostic function (*column 12 lines 36-48 and column 14 lines 51-55*);

receiving an indication that the network diagnostic module is to be configured to perform a second selected network diagnostic function (*column 12 lines 36-47, column 12 line 66 through column 12 line 2, column 13 lines 17-34, and column 14 lines 51-55, where it is interpreted that each trac processor 150/152 implements a different respective function*);

receiving a second bit file for implementing the second selected network diagnostic function at one or more ports, the one or more ports interfacing with the network (*column 12 lines 36-47, column 12 line 66 through column 12 line 2, column 13 lines 17-34, and column 14 lines 51-55, where it is interpreted that there is a program/bit file for each trac processor 150/152 of the programmable logic module 92, where each trac processor 150/152 implements a different respective function*); and

loading at least a portion of the received second bit file at the identified reconfigurable programmable logic module to cause the one or more ports to be configured to perform the second selected network diagnostic function (*column 12 lines 36-47, column 12 line 66 through column 12 line 2, column 13 lines 17-34, and column 14 lines 51-55*).

As in claim 21, Wall et al. discloses the act of receiving an indication that the network diagnostic module is to be configured to perform the selected network diagnostic function comprises an act of receiving user-input at an input device coupled to the computer system or a remote computer system (*Fig. 5 #90; column 9 lines 37-45 and column 10 lines 8-27*).

As in claim 22, Wall et al. discloses the act of receiving a bit file comprises an act of receiving a bit file containing instructions that, when loaded at a programmable logic module, cause the programmable logic module and the one or more ports to interoperate to implement the selected network diagnostic function (*column 9 lines 10-23, column 12 lines 36-48, and column 14 lines 51-55*).

As in claim 23, Wall et al. discloses the act of receiving a bit file comprises an act of receiving a bit file containing circuit design data that, when loaded at a programmable logic module, cause the programmable logic module and the one or more ports to interoperate to implement the selected network diagnostic function (*column 9 lines 10-23, column 12 lines 36-48, and column 14 lines 51-55, where as aspect of programming an FPGA is that it uses instructions to [re]configure the hardware layout of the FPGA in order to alter the functionality – see included “How Programmable Logic Works” on pages 4-6 – in which the instructions and FPGA program are interpreted as circuit design data*).

As in claim 24, Wall et al. discloses the act of receiving a bit file comprises an act of receiving a bit file for implementing a port personality (*column 8 lines 5-10, column 12 lines 36-41, and column 14 lines 51-55*).

As in claim 26, Wall et al. discloses the act of loading at least a portion of the received bit file at the identified programmable logic module comprises an act of reconfiguring the one or more ports from being configured to perform the current network diagnostics function to being configured to perform the selected network diagnostic function (*column 14 lines 47-63, where the FPGA 92 is loaded with a bit file [instructions] and configures the ports/channels 82/62 to perform either the diagnostic function of filtering or the diagnostic function of monitoring*).

As in claim 27, Wall et al. discloses the act of loading at least a portion the received bit file at the identified programmable logic module comprises an act of loading a portion of the bit

Art Unit: 2114

file for implementing a network analyzer (*column 12 lines 36-48, where programmable logic module 74 housing FPGA 92 is interpreted as a network analyzer*).

As in claim 31, Wall et al. discloses the act of loading the at least a portion of the bit file at the identified programmable logic module comprises an act of loading instructions that cause the one or more ports to be configured to perform the selected network diagnostic function (*column 9 lines 10-23, column 12 lines 36-48, and column 14 lines 51-55*).

As in claim 32, Wall et al. discloses the act of loading the at least a portion of the bit file at the identified programmable logic module comprises an act of loading circuit data that causes the one or more ports to be configured to perform the selected network diagnostic function (*column 9 lines 10-23, column 12 lines 36-48, and column 14 lines 51-55, where as aspect of programming an FPGA is that it uses instructions to [re]configure the hardware layout of the FPGA in order to alter the functionality – see included “How Programmable Logic Works” on pages 4-6 – in which the instructions and FPGA program are interpreted as circuit design data*).

As in claim 33, Wall et al. discloses an act of transferring network diagnostic data through the one or more ports in accordance with the selected network diagnostic function (*column 9 line 10 through column 10 line 27*).

As in claim 34, Wall et al. discloses a computer program product (*Fig. 5 #60; column 7 lines 56-57*) comprising one or more computer-readable media having stored thereon computer

Art Unit: 2114

executable instructions that, when executed by a processor, cause the computer system to perform the following:

receive an indication that a network diagnostic module is to be configured to perform first and second selected network diagnostic function (*column 12 lines 36-48 and column 14 lines 51-55, where the downloading of instructions to the FPGA 92 is interpreted as an indication for configuration; column 12 lines 36-47, column 12 line 66 through column 12 line 2, column 13 lines 17-34, and column 14 lines 51-55, where it is interpreted that there is a program/bit file for each trac processor 150/152 of the programmable logic module 92*);

receive a first bit file for implementing the first selected network diagnostic function at one or more ports (*Fig. 7; column 8 lines 5-7, column 9 lines 22-29, column 12 lines 36-48, and column 14 lines 51-61, where channel 62/82 is interpreted as a port and the program of instructions is interpreted as a bit file*) and receive a second bit file for implementing the second selected network diagnostic function, the one or more ports interfacing with the network (*Fig. 5 #s 10,62,74; column 8 lines 5-8, column 12 lines 36-47, column 12 line 66 through column 12 line 2, column 13 lines 17-34, and column 14 lines 51-55, where it is interpreted that there is a program/bit file for each trac processor 150/152 of the programmable logic module 92, where each trac processor 150/152 implements a different respective function*);

identify a reconfigurable programmable logic module that controls the one or more ports (*Fig. 5; column 9 lines 24-28, where programmable logic FPGA 92/94 is interpreted as controlling ports 62; and FPGA is inherently reconfigurable*);

load the at least a portion of the first received bit file at the identified reconfigurable programmable logic module so as to cause the one or more ports to be configured to perform the

Art Unit: 2114

first selected network diagnostic function (*column 12 lines 36-48 and column 14 lines 51-55*);  
and

loading at least a portion of the second received bit file at the identified reconfigurable logic module to cause the one or more ports to be configured to perform the second selected network diagnostic function (*column 12 lines 36-47, column 12 line 66 through column 12 line 2, column 13 lines 17-34, and column 14 lines 51-55, where it is interpreted that there is a program/bit file for each trac processor 150/152 of the programmable logic module 92*).

As in claim 35, Wall et al. discloses the one or more computer-readable media comprise physical storage media (*column 10 lines 15-19*).

As in claim 36, Wall et al. discloses the one or more computer-readable media comprise system memory (*column 10 lines 15-19*).

As in claim 37, Wall et al. discloses a network diagnostic module (*Fig. 5 #60; column 7 lines 56-57*) configured to:

receive a bit file, the bit file including instructions or data for implementing a selected network diagnostic function at one or more ports (*Fig. 7; column 9 lines 22-29, column 12 lines 36-48, and column 14 lines 51-61, where channel 62 is interpreted as a port and the program of instructions is interpreted as a bit file*), the selected network diagnostic function selected from among a plurality of different network diagnostic functions that can be implemented at the

Art Unit: 2114

network diagnostic modules (*column 10 lines 8-27*), the one or more ports interfacing with a network (*Fig. 5 #s 10,62,74; column 8 lines 5-8*);

identify a reconfigurable programmable logic module that controls the one or more ports (*column 8 lines 5-7, column 9 lines 10-23, column 12 lines 36-48, and column 14 lines 51-55, where an FPGA is inherently reconfigurable*); and

load the included instructions or data at the identified reconfigurable programmable logic module to cause the reconfigurable programmable logic module and the one or more ports to interoperate to implement the selected network diagnostic function (*column 9 lines 10-23, column 12 lines 36-48, and column 14 lines 51-55*), wherein the reconfigurable programmable logic module and the one or more ports are configured to interoperate to implement a second network diagnostic function upon receipt and loading of instructions or data of a second bit file (*column 12 lines 36-47, column 12 line 66 through column 12 line 2, column 13 lines 17-34, and column 14 lines 51-55, where it is interpreted that there is a program/bit file for each trace processor 150/152 of the programmable logic module 92*).

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.



Art Unit: 2114

3. Claims 2 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wall et al. in view of Kowert (U.S. Patent No. 5,649,129).

As in claim 2, Wall et al. teaches of a network diagnostics module and a bus interface. However, Wall et al. fails to teach of a PCI bus interface. Kowert teaches of a PCI bus interface (*column 6 lines 5-6*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the PCI bus interface as taught by Kowert in the invention of Wall et al. This would have been obvious because the invention of Kowert offers a high performance, fault tolerant, and resource efficient means of analyzing a network (*column 3 lines 21-35*). Further, the invention of Kowert connects a network analyzer card with a computer system bus via an industry standard PCI interface (*Kowert: Fig. 1; column 6 lines 5-9*), similar to the analyzer card connection to the system bus via a backplane as taught by Wall et al. (*Wall et al.: Fig. 5 #s 74,80,68*).

As in claim 13, Wall et al. teaches of a chassis computer system and a bus interface. However, Wall et al. fails to teach of a PCI bus interface. Kowert teaches of a PCI bus interface (*column 6 lines 5-6*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the PCI bus interface as taught by Kowert in the invention of Wall et al. This would have been obvious because the invention of Kowert offers a high performance, fault tolerant, and resource efficient means of analyzing a network (*column 3 lines 21-35*). Further,

Art Unit: 2114

the invention of Kowert connects a network analyzer card with a computer system bus via an industry standard PCI interface (*Kowert: Fig. 1; column 6 lines 5-9*), similar to the analyzer card connection to the system bus via a backplane as taught by Wall et al. (*Wall et al.: Fig. 5 #s 74,80,68*).

\* \* \*

4. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wall et al. in view of Small Form Factor (Whatis.com definition – see included literature).

As in claim 6, Wall et al. teaches of a Fibre Channel network with interface ports (*Fig. 5 #62; column 7 line 57*). However, Wall et al. fails to teach of a small form factor pluggable connector. Small Form Factor teaches of a small form factor connector for a fiber optic system (*paragraphs 1-5*).

It would have been obvious for a person skilled in the art at the time the invention was made to have included the small form factor connector as taught by Small Form Factor in the invention of Wall et al. This would have been obvious because use of a small form factor pluggable connector offers a flexible, versatile, and cost efficient network connection solution (*paragraph 2*).

\* \* \*

5. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wall et al. in view of Small Form Factor (Whatis.com definition – see included literature), further in view of Gigabit Interface Converter (Whatis.com definition – see included literature).

As in claim 7, Wall et al. teaches of a Fibre Channel network with interface ports (*Fig. 5 #62; column 7 line 57*). However, Wall et al. fails to teach of a small form factor pluggable connector. Small Form Factor teaches of a small form factor connector for a fiber optic system (*paragraphs 1-5*). Gigabit Interface Converter teaches of a 10 Gigabit small form factor pluggable (*paragraph 1*).

It would have been obvious for a person skilled in the art at the time the invention was made to have included the small form factor connector as taught by Small Form Factor in the invention of Wall et al. This would have been obvious because use of a small form factor pluggable connector offers a flexible, versatile, and cost efficient network connection solution (*paragraph 2*).

It would have been obvious for a person skilled in the art at the time the invention was made to have included the 10 Gigabit small form factor pluggable as taught by Gigabit Interface Converter in the combined invention of Wall et al. and Small Form Factor. This would have been obvious because use of a 10 Gigabit small form factor pluggable is economical (*paragraph 2*). Further, the combined invention of Wall et al. and Small Form Factor offers explicit teaching of a Gigabit pluggable (*Small Form Factor: paragraph 4*).

6. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wall et al. in view of Official Notice.

As in claim 11, Wall et al. teaches the software configurable network diagnostic module comprises a plurality of circuitry and components (*Figs. 5,7; columns 7-12*). However, Wall et al. fails to teach of a printed circuit board. The Examiner takes Official Notice that it was well-known to one of ordinary skill in the art at the time of the Applicant's invention to implement circuitry, such as processors, memory, network cards, etc. on a printed circuit board.

It would have been obvious to a person skilled in the art to have implemented the circuitry as taught by Wall et al. as components on a printed circuit board. This would have been obvious because a printed circuit board offers a cost-effective and spatially compact means of organizing circuitry in a computer system.

\* \* \*

7. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wall et al. in view of Unno (U.S. PG Pub 2003/0159011).

As in claim 14, Wall et al. teaches of a mass storage interface. However, Wall et al. fails to teach of a SCSI interface. Unno teaches of a mass storage interface comprising a SCSI interface (*Fig. 9; paragraph [0150]*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the SCSI interface as taught by Unno in the invention of Wall et al. This would have been obvious because the mass storage system as taught by Unno offers a time efficient means of backing up data for increased system fault tolerance (*paragraph [0008]*).

\* \* \*

8. Claims 9 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wall et al. in view of Wang et al. (U.S. PGPub 2004/0254779).

As in claim 9, Wall et al. teaches of address information identifying a programmable logic module (*column 14 lines 19-39*). However, Wall et al. fails to teach of the control module processing the address information. Wang et al. teaches of a control module processing address information identifying a programmable logic module (*Figs. 3 and 4; paragraphs [0052] and [0057] where an FPGA 58 is interpreted as a resource that the controller 50 processed information containing its identification*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the control address processing as taught by Wang et al. in the invention of Wall et al. This would have been obvious because the invention of Wang et al. affords a highly scalable, flexible, and resource-efficient means for programming of a programmable device in a diagnostic system (*paragraphs [0022] and [0023]*).

As in claim 25, Wall et al. teaches of address information identifying a programmable logic module (*column 14 lines 19-39*). However, Wall et al. fails to teach of the address information being associated with the bit file [instructions]. Wang et al. teaches of utilizing processing address information with a bit file [instructions] to identify a programmable logic module (*Figs. 3 and 4; paragraphs [0052] and [0057] where an FPGA 58 is interpreted as a resource that the controller 50 processed information containing its identification*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the control address processing as taught by Wang et al. in the invention of Wall et al. This would have been obvious because the invention of Wang et al. affords a highly scalable, flexible, and resource-efficient means for programming of a programmable device in a diagnostic system (*paragraphs [0022] and [0023]*).

\* \* \*

9. Claims 29 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wall et al. in view of Lesea (U.S. PGPub 2003/0023912).

As in claim 29, Wall et al. teaches of loading instructions into a programmable logic module. However, Wall et al. fails to teach of the instructions are for implementing a generator. Lesea teaches of a generator (*paragraph [0025]*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included instructions for implementing a generator as taught by Lesea in the

Art Unit: 2114

invention of Wall et al. This would have been obvious because the invention of Lesea because use of an FPGA offers a fast and resource-efficient means for diagnostic network testing (*paragraph [0006] lines 6-8*).

As in claim 30, Wall et al. teaches of loading instructions into a programmable logic module. However, Wall et al. fails to teach of the instructions are for implementing a bit error rate tester. Lesea teaches of a generator (*paragraph [0025]*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included instructions for implementing a bit error rate tester as taught by Lesea in the invention of Wall et al. This would have been obvious because the invention of Lesea because use of an FPGA offers a fast and resource-efficient means for diagnostic network testing (*paragraph [0006] lines 6-8*).

\* \* \*

10. Claim 28 is rejected under 35 U.S.C. 103(a) as being obvious over Wall et al. in view of Oyadomari et al. (U.S. PGPub 2005/0060413).

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the

Art Unit: 2114

inventor of this application and is thus not an invention “by another”; (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and reference are currently owned by the same party and that the inventor named in the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). This rejection might also be overcome by showing that the reference is disqualified under 35 U.S.C. 103(c) as prior art in a rejection under 35 U.S.C. 103(a). See MPEP § 706.02(I)(1) and § 706.02(I)(2).

As in claim 28, Wall et al. teaches of a programmable logic module. However, Wall et al. fails to teach implementing a jammer. Oyadomari et al. teaches operating a network analyzer as a jammer (*paragraph [0043]*).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the jammer as taught by Oyadomari et al. in the invention of Wall et al. This would have been obvious because the invention of Oyadomari et al. offers multiple means of diagnosing a network in order to improve the fault tolerance of a system (*paragraphs [0042]-[0044]*).



*Conclusion*

11. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.


12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul Contino whose telephone number is (571) 272-3657. The examiner can normally be reached on Monday-Friday 9:00 am - 6:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Scott Baderman can be reached on (571) 272-3644. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2114

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PFC  
7/31/2006



SCOTT BADERMAN  
SUPERVISORY PATENT EXAMINER